. Basic circuit of (a) the Class-E with shunt capacitance, (b) the parallel-circuit Class-E, (c) the proposed parallel-circuit Class-E with second harmonic trap, and (d) its equivalent circuit at the fundamental frequency.
bandwidth can also be achieved using reactance compensation techniques [12] - [15] .
The basic circuits of the classical Class-E with shunt capacitance and the parallel-circuit Class-E power amplifier are shown in Fig. 1(a) and Fig. 1(b) , respectively. In the Class-E mode, the current and voltage waveforms of the active device are shaped such that their overlap in time domain is minimal, thus minimizing power dissipation within the active device and maximizing the DC-to-RF efficiency. This is achieved through applying zero voltage switching (ZVS) and zero voltage derivative switching (ZVDS) conditions.
In this brief, a new variant of the parallel-circuit Class-E PA is proposed, Fig. 1(c) . The load network of the proposed circuit is comprised of a parallel-tuned resonator L-C where L doubles as a finite dc-feed inductance, a series-tuned resonator L 0 -C 0 where C 0 doubles as a finite dc-blocking capacitance, a second-harmonic trap composed of a parallel resonator L 1 -C 1 in series with an inductor L 2 , and a resistor R. Compared with the parallel-circuit Class E, our circuit incorporates a second harmonic trap that is realized using a mixed parallel-series resonant circuit, i.e., L 1 -C 1 -L 2 . This load network is analyzed in the frequency domain using double reactance compensation technique to maximize the bandwidth of the proposed PA. The second harmonic trap circuit presents a low impedance to the ground to the second harmonic component whereas the series resonator L 0 -C 0 presents a high impedance to other higher harmonic components (3 rd , 4 th , etc.) and prevents them from appearing at the output, thereby reducing the total harmonic distortion (THD) of the PA.
II. CIRCUIT ANALYSIS
The circuit schematic of the proposed PA and its equivalent circuit at the fundamental frequency (f 0 ) are shown in Figs See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
resonator L 1 -C 1 are tuned at f 0 , thus provide a short and open circuit, respectively. At 2f 0 , the resonator L 1 -C 1 behaves like a capacitance, which is resonated with L 2 to provide a short circuit. The circuit is analyzed using the following assumptions:
1) The switch is on for 0 < ωt < π and off for π < ωt = 2π interval, implying a 50% duty ratio.
2) The output current is sinusoidal with the initial phase shift φ. 3) To simplify the analysis with an aim to arrive at some meaningful design insights, the transistor is modelled as an ideal switch in parallel with a shunt capacitor C. Large transistors typically employed in low-frequency high-power applications such as ours have low (negligible) R ON and considerably high C OFF values. Therefore, in our analysis, only C OFF is taken into account, i.e., modelled as a linear capacitance C. In [16] , it was shown that it is sufficient to approximate the nonlinear output capacitance of the transistor with a linear capacitance. In the analysis of the idealized parallel-circuit Class-E PA [8] , two optimum conditions, i.e., ZVS given in (1) and ZVDS given in (2) are applied. When the transistor is turned on, current flows through the switch but with no voltage produced across it. When the transistor is turned off, no current flows through the switch, and the switch voltage is equal to the voltage across the charged shunt capacitor C. Since the switch voltage and current do not overlap, no power is dissipated within the switch, resulting in a theoretical 100% DC-to-RF efficiency. Two quadrature fundamental-frequency currents i R and i X in Fig. 1 (d) can be determined using Fourier integrals, and represented as the phase angle of the load network seen from the device drain at f 0 , (3).
The impedances of the series resonator L 0 -C 0 and the parallel resonator L 1 -C 1 , denoted here as Z 0 and Z 1 respectively, can be expressed as
where
The admittance of the load network, Y net , can be expressed as
where Substitutions of (4) and (10) into (9) result in
(13c) The double reactance compensation technique is applied by setting the first and third derivatives of B with respect to ω to zero as follows:
where B is the imaginary part of Y net given in (8) . This results in a system of two equations, (15)- (16).
At f 0 , the inductor L 1 resonates with C 1 , resulting in an open circuit. At 2f 0 , the parallel resonator L 1 -C 1 behaves like a capacitance C X (17) , and resonates with L 2 , thereby presenting a short circuit (18).
Substituting (17) into (18) yields L 2 =L 1 /3 (19) For specified DC supply voltage V DD (in V), output power P out (in W), and angular operating frequency ω 0 (in rad/s), the optimum values of the parallel inductance L, capacitance C, and load resistance R can be determined using (20)-(22) as derived in [8] : where V sat is the saturation voltage of the switching device. The phase angle of the load network given in (3) can be determined using (20)-(22), yielding φ = 34.24 • . Substitutions of (7), (19) and (20)- (21) into (15)- (16) 
The values of L 0 and C 1 are determined by solving (23)-(24) simultaneously. The values of C 0 , L 1 and L 2 are then calculated using (7) and (19).
III. DESIGN PROCEDURES AND SIMULATIONS
In order to validate the analysis in Section II, we simulated the PA circuit in Fig. 1(c) using an ideal switch model and ideal passive components. The simulation setup with normalized frequency, DC supply voltage and output power is shown in Fig. 2(a) . The switch current and voltage waveforms are shown in Fig. 2(b) , from which it can be observed that the ZVS and ZVDS conditions are satisfied, and there is no overlap between the switch voltage and current waveforms, leading to a high efficiency close to 100%. The effect of variation in C on the PA efficiency is shown in Fig. 3(a) . It can be observed that the efficiency decreases to 80% as C is increased to 1.9 × its theoretical value in (21). Fig. 3(b) shows that when the PA is operated in a suboptimum mode, the ZVS condition is preserved, not affected by the S values (S = dv s /dθ ). Fig. 3(c) shows the effect that the duty ratio has on the switch voltage and current waveforms, from which it can be observed that as the duty ratio is increased, the peak switch voltage increases and the peak switch current decreases.
The complete circuit schematic of the PA including the input matching network and gate biasing circuit is depicted in Fig. 4(a) . The transistor used in our design is a high-ruggedness n-channel enhancementmode lateral MOSFET (LDMOS) MRFE6VS25N from NXP Semiconductors with a drain-source breakdown voltage of 142 V and peak envelope power of 25 W [17] . Using a 35 V DC supply voltage, the PA was designed to deliver 30 W into a 50 load across a 115-155 MHz frequency range. The theoretical and optimized values of the PA's load network parameters are shown in Table I (all inductors are in nH and capacitors are in pF). The difference between the theoretical and optimized values of the shunt capacitor C is mainly due to the transistor's output capacitance, i.e., C DS = C oss − C rss where C oss and C rss are the output and reverse transfer capacitance of power MOSFET MRFE6VS25NR, respectively. An L-type input matching network, comprised of a series inductor 120 nH and a shunt capacitor 20 pF, is employed to match the input impedance of the MOSFET to the 50 source impedance. The ESR of the 120 nH inductor, i.e., 15 , helps improve the stability of the PA, resulting in stability factor (K) larger than 1 and stability measure (B1) larger than 0. The stability factor of the PA is shown in Fig. 4(b) . The real and imaginary parts of the load network's admittance, i.e., Re(Y net ) and Im(Y net ), are plotted versus frequency in Fig. 4(c) , showing the effectiveness of the proposed load network to provide a constant conductance and susceptance over a wide frequency range. Illustrated in Fig. 5 are the simulated drain voltage and current waveforms for f 0 = 115 MHz, 135 MHz, and 155 MHz, from which it can be observed that they resemble the standard Class-E mode waveforms. In particular, the peak drain voltage of the 115 MHz case, i.e., 123 V, is in a good agreement with that of the parallel-circuit Class-E where V max = 3.647V DD . When simulated using the actual transistor model, an overlap between the switch voltage and current waveforms is inevitable due to nonidealities, packaging parasitics, etc., leading to a degradation in efficiency. To minimize this effect, a circuit optimization was performed using the built-in optimizer in ADS with a chief goal to maximize the efficiency while keeping the output power close to the specified value of 25 W. Fig. 6 shows that the PA load network presents a relatively constant impedance of 50 and a phase angle of around 34 • over the frequency range of interest. Also, the simulated 2 nd and 3 rd harmonic suppression levels are depicted in Fig. 6 . The proposed amplifier exhibits excellent 2 nd and 3 rd harmonic suppression of better than 30 dBc from 125 to 160 MHz. The 3 rd harmonic suppression is achieved since the series resonator L 0 -C 0 provides a high impedance (around 220 ) at 3f 0 . The simulated drain efficiency (DE), power added efficiency (PAE), and output power are plotted versus frequency in Fig. 7(a) . The proposed PA with second harmonic control circuit and double reactance compensation technique is capable of providing maximum DE of 85%, PAE of 83.6%, and an output power of 44.3 dBm over the 115-155 MHz frequency range. The power gain compresses at 15 dBm input power and efficiency reaches its maximum value at 26 dBm input power. Shown in Fig. 7(b) are the DE and power gain versus output power, wherein the maximum DE is obtained at 44.3 dBm output power.
IV. MEASUREMENTS RESULTS
In order to validate the concept and analytical derivation described in Section II as well as the simulation results in Section III, we built a PA prototype on a 0.508 mm RO4003C substrate with a dielectric constant of 3.55. The photograph of the PA is shown in Fig. 8(a) with an overall board size of 68 mm × 37 mm. The PA uses an MRFE6VS25N transistor with V sat = 2 V as a switching device and Wurth inductors. The amplifier was driven by R&S 4320-MHz SMHU signal generator. The output power was measured using an Agilent Technologies 8563E spectrum analyzer. A 20-dB attenuator was inserted between the PA and the spectrum analyzer. The gate and drain voltages were applied using a MP3005D 30-VDC power supply. The simulated and measured input reflection coefficient (S 11 ) are shown in Fig. 8(b) , with a good agreement between them being achieved. Fig. 8(c) Table II . Compared with other published works, the proposed PA has better efficiency and higher output power.
V. CONCLUSION A broadband parallel-circuit Class-E PA with second harmonic control circuit has been analyzed using double reactance compensation technique, and implemented using an LDMOS transistor for a robust verification. The second harmonic trap presents a low impedance to the ground to the second harmonic component whereas the series resonator L 0 -C 0 presents a high impedance to other higher harmonic components (3rd, 4th, etc.), thereby reducing the total harmonic distortion of the PA. The constructed prototype delivered a maximum DE of 82.2% and maximum output power of 25 W.
